Abstract-Optimization techniques for decreasing the time and chip area of adder circuits have been thoroughly studied for years mostly in binary logic system. In this paper, we provide the necessary equations required to design a full adder in quaternary logic system. We provide the design of a logarithmic stage parallel adder which can compute the carries within log 2 (n) time delay for n qudits. At last, we compare the gate delays of full adder and logarithmic stage parallel adder with the help of mathematical expressions.
INTRODUCTION
Adder is evidently the most important one among the various building blocks used in a microprocessor. Therefore performance enhancement of a microprocessor depends largely on the development of adder circuits. Since 1973, much attention has been paid by researchers [1] - [3] to optimize time delay, wiring complexity, fan-in, fan-out and chip area of the adder circuit. They used various mathematical techniques [2] and VLSI design optimizations like dynamic programming to minimize latency and area of the adder [3] . Expressing carry of each bit as a function of propagate and generate terms of corresponding bit and its earlier bits results in significant reduction of the time delay. All these works are mainly done in binary logic system. Extension of their works in quaternary logic system for optimized design of adder has become a prime necessity.
Multi-valued logic is an extension of binary logic where any proposition can have more than 2 values. A logic system must have some operators which work similarly as union, intersection and compliment operations in set theory. Boolean algebra in binary logic system is established by defining some fundamental operators which are fully analogous to union, intersection and compliment operations in set theory, but it is not readily expandable for multi-valued logic. In fact, a system with radix 2 k (k ≥ 2) must have a lot of similarities with binary system, so a logic scheme having fundamental blocks that function similarly to their binary counterparts is surely advantageous for such logic systems.
In this paper we have briefly presented a new scheme for quaternary logic system which is closely related to binary system and was first proposed in [4] - [5] . Here we have utilized the operators and the associated algebra to design different kinds of adders. We have presented the expressions for full adder in quaternary logic system. The expressions for propagate and generate values of each qudit are also presented. We have also briefly explained the derivation of these expressions. Then we have proposed a design of logarithmic stage carry-tree adder which has time delay of log 2 (n) due to its tree structure and optimal fan-in. Finally we have compared the gate delay of our proposed adders thoroughly by giving mathematical expressions of gate delay for these adders.
II. EARLIER WORKS ON QUATERNARY ADDER
Various researchers have been working on multi-valued logic for a long time, but the lack of physically implementable and efficient circuit models has limited the development of this field severely. Quaternary adders, especially fast adders, are very rare in the literature for this same reason. Yet several works on quaternary adders were published during the last few decades, those adders were built on different technologiesincluding all-optical, CMOS current-mode and voltage-mode circuits and quantum gates.
Awwal et al. [6] proposed a high speed parallel adder that could perform carry-free addition of two modified signed digit quaternary numbers. Current [7] proposed a circuit that realized the current-mode quaternary full adder function with transparent latching in a standard polysilicon-gate CMOS technology. Another work by Silva et al. [8] demonstrated a voltage-mode quaternary full adder circuit using three power supply lines and multi-threshold transistors. Khan [9] proposed a recursive method of hand synthesis of reversible quaternary full-adder circuit. In our earlier work [5] we have shown the design of a quaternary half adder using a novel quaternary logic based on Boolean algebra. The algebra we have developed so far in [4] has two types of operators -basic operators and special operators.
The basic quaternary operators ( Fig. 1 ) are very similar to binary operators and they are obtained from Boolean algebra. They operate as bitwise binary operators working on 2-bit operands, as shown in Table I The outward inverter inverts the input just like the basic inverter, but after that it changes the asymmetrical values to nearest symmetrical values.
The inward inverter inverts the input just like the basic inverter; but after that, unlike outward inverter, it changes the symmetrical values to nearest asymmetrical values.
The binary bitswap swaps the two bits of the binaryequivalent of the quaternary operand. It leaves the symmetrical numbers unchanged but inverts (basic inversion) the asymmetrical numbers. 
A. Expansion of De Morgan's Theorem
De Morgan's theorem can be expanded in quaternary logic. Since basic inverter acts as bitwise binary operator, it obeys De Morgan's Theorem. This expansion is also true for outward inverter.
But it does not hold true for inward inverter and binary bitswap. Actually, the distribution of inward inverter over basic operators can not be expressed through any simple relation. Therefore
B. Interchangeability of Unary Operators
These properties are useful when the special operators are cascaded with other special operators or basic inverter.
1) The order of basic inversion and any other special operator can be altered.
2) The order of any two special operators cannot be altered.
C. Distributive Nature of Bitswap Operator
Bitswap operator distributes itself over any basic operator. This is very important property because bitswap is the most widely used special operator in our logic system. Its distributive nature makes many complex designs simple.
IV. QUATERNARY ADDERS
Since the performance of adders play dominant role in the overall performance of many digital systems, special care has to be taken for proper optimization of adders. Speed, physical limitations in VLSI technology and the purpose of adders in a system are some key points that must be considered at the time of designing. A complete description of quaternary adders requires all possible situations to be considered and different adders are needed to be designed to handle different contingencies.
A. Full Adder and Ripple Carry Adder
We start our discussion with full adder, which reduces to a half adder if carry input is set to zero. The first half of the following truth table (Table II) for full adder has zero carry input and the second half has unity carry input.
Although the basic operators of our proposed logic scheme work as bitwise binary operators, the expression of sum and carry are not fully analogous to the expression of binary full adder. It happens because if we assume a qudit as a pair of bits, there will be an internal carry when each of the operands is either 1 or 3. So the expression of sum for quaternary full adder is not just the xor of three qudits as it is the case in binary logic. Similarly the carry-out is also not just a SOP expression of three qudits involved in the process.
It is intuitive to cascade two half adders to build a full adder but that will unnecessarily increase the number of gates. So we have derived the expressions for a full-adder shown in Fig. 3 that considers both operands and input carry simultaneously: 0  0  0  0  1  2  3  0  0  1  1  0  1  3  0  1  0  2  2  0  2  2  0  1  0  3  3  0  2  3  1  1  1  1  2  0  3  3 This full adder is used in ripple carry adder as shown in Fig. 4 , where the carry generated at i-th qudit is the input carry for (i+1)-th qudit. So the (i+1)-th qudit of the summation cannot be evaluated until the carry-out from i-th qudit is generated. Hence an n-qudit adder will have a gate delay linearly increasing with the increase of qudits in the operands, which is a severe disadvantage of ripple carry adder. 
B. Logarithmic Stage Carry-tree Adder
To overcome the problem of gate delay in ripple carry adder, parallel carry generators are needed, which generates carries for all qudits fast enough so that we can generate all sum values simultaneously using (10a) and (10b). The gate delay should also be as small as possible. There are two key terms for representing the whole process:
Generate : It indicates that a carry is generated by adding i-th qudits of both operands regardless of the input carry at i-th position. This is represented by G i for i-th qudit.
Propagate : It indicates that no carry is generated by adding i-th qudits of two operands, but an input carry at that position will be propagated to next bits. This is represented by P i for i-th qudit.
The expression of generate is same as the expression of carry of half adder [5] which differs from the expression of carry for binary half adder. This difference is expected because an internal carry is generated when each of the operands is either 1 or 3.
From the definition of propagate, we can conclude that a carry will propagate from i-th qudit to the next qudit only when A i +B i will be equal to 3. So checking the value of XOR(A i ,B i ) will serve our purpose in this case. Therefore we can use the following equation which is evident from the definition of bitswap operator:
Thus the following expressions of G i and P i are derived in (12b) and (12c):
In any parallel adder, the carry-out from i-th qudit is given by this general expression:
In order to overcome the problems of high fan-in and redundancy, the fast adder can be designed as a tree leaving the propagate and generate expressions unchanged. We have derived the recursive equations in (14b) and (14c) to represent the product tree and carry tree of this adder. These tree structures were first proposed by Kogge et al. [2] .
Each internal node of the carry tree (Q(i,j) where i≠j ) has two children as shown in Fig. 5(a) , where either the first parameter reduces by m (as shown in (14a) The term P i in (14b) denotes the propagate value of i-th qudit and P(i,j) is the product term evaluated using a product tree shown in Fig. 5(b) . The product tree is formed using (14b) in an almost similar manner where every leaf node P(i,i) contains the propagate value P i for i-th qudit.
V. COMPARISON OF GATE DELAY IN SERIAL AND PARALLEL ADDERS
Some important parameters in performance evaluation are gate delay, wiring and gate cost, largest fan-in in a circuit, etc. Here we have developed the expressions for gate delay for each of the adders described in the preceding sections. Since the expression of sum is same for all the adders we are considering here, we only take the carry generation circuit into account.
For serial ripple carry adder, every qudit incurs a delay of 5 and for n qudits the delay is 5n.
For logarithmic stage parallel adder, the delay at the propagate and generate stage is 4 and then the delay inside the adder tree is 2[ceil(log 2 n)]. Here the product tree is evaluated in parallel with the main adder tree, so it does not add any extra delay. The total delay for logarithmic adder is 4 + 2 [ceil(log 2 n)].
In Fig. 6 , we have plotted the gate delay for both adders against the size of the adder. For smaller adders, serial adder and parallel adder do not show significant difference in speed, but with the increase of size, logarithmic stage adder begins to dominate in speed. 
VI. CONCLUSION
In this paper we have briefly described a new scheme for quaternary logic where most of the operators work similarly as their binary counterparts. This new scheme is used to derive the necessary equations for full adder in quaternary logic. Linearly increasing gate delay is the main disadvantage of ripple carry adder. So we have proposed logarithmic stage carry look-ahead adder which works within log 2 (n) gate-delay for n qudits and have limited number of fan-in. Later we have compared the gate delay of these adders by deriving the mathematical expressions of the gate delay of these adders. We think extensive research should go on for further improvement of the design of adder in quaternary logic system to enhance the performance of processor.
